

Dual 8-Bit 50 MSPS A/D Converter

AD9058

FEATURES

Two Matched ADCs on Single Chip 50 MSPS Conversion Speed On-Board Voltage Reference Low Power (<1W) Low Input Capacitance (10 pF) ±5 V Power Supplies Flexible Input Range

APPLICATIONS

Quadrature Demodulation for Communications Digital Oscilloscopes Electronic Warfare Radar

GENERAL DESCRIPTION


The AD 9058 combines two independent high performance 8-bit analog-to-digital converters (ADCs) on a single monolithic IC. Combined with an optional onboard voltage reference, the AD 9058 provides a cost effective alternative for systems requiring two or more ADCs.

Dynamic performance (SNR, ENOB) is optimized to provide up to 50 M SPS conversion rates. The unique architecture results in low input capacitance while maintaining high performance and low power (<0.5 watt/channel). Digital inputs and outputs are TTL compatible.


Performance has been optimized for an analog input of 2 V p-p $(\pm 1 \text{ V}; 0 \text{ V} \text{ to } +2 \text{ V})$. Using the onboard +2 V voltage reference, the AD 9058 can be set up for unipolar positive operation (0 V to +2 V). This internal voltage reference can drive both AD Cs.

Commercial (0°C to +70°C) and military (-55°C to +125°C) temperature range parts are available. Parts are supplied in hermetic 48-pin DIP and 44-pin "J" lead packages.

FUNCTIONAL BLOCK DIAGRAM



QUADRATURE RECEIVER



AD9058- SPECIFICATIONS

Digital Inputs	-V _{REF}
+V _{REF} +2.5 V	Lead i difference (30/de/ing, 10 3ec, 111111111111111111111111111111111111

ELECTRICAL CHARACTERISTICS [$\pm V_S = \pm 5 \text{ V}$; $V_{REF} = +2 \text{ V}$ (internal); ENCODE = 40 MSPS; $A_{IN} = 0 \text{ V}$ to +2 V; $-V_{REF} = +2 \text{ V}$ (internal); ENCODE = 40 MSPS; $A_{IN} = 0 \text{ V}$ to +2 V; $-V_{REF} = +2 \text{ V}$ (internal); ENCODE = 40 MSPS; $A_{IN} = 0 \text{ V}$ to +2 V; $-V_{REF} = +2 \text{ V}$ (internal); ENCODE = 40 MSPS; $A_{IN} = 0 \text{ V}$ to +2 V; $-V_{REF} = +2 \text{ V}$ (internal); ENCODE = 40 MSPS; $A_{IN} = 0 \text{ V}$ to +2 V; $-V_{REF} = +2 \text{ V}$ (internal); ENCODE = 40 MSPS; $A_{IN} = 0 \text{ V}$ to +2 V; $-V_{REF} = +2 \text{ V}$ (internal); ENCODE = 40 MSPS; $A_{IN} = 0 \text{ V}$ to +2 V; $-V_{REF} = +2 \text{ V}$ (internal); ENCODE = 40 MSPS; $A_{IN} = 0 \text{ V}$ to +2 V; $-V_{REF} = +2 \text{ V}$ (internal); ENCODE = 40 MSPS; $A_{IN} = 0 \text{ V}$ to +2 V; $-V_{REF} = +2 \text{ V}$ (internal); ENCODE = 40 MSPS; $A_{IN} = 0 \text{ V}$ to +2 V; $-V_{REF} = +2 \text{ V}$ (internal); ENCODE = 40 MSPS; $A_{IN} = 0 \text{ V}$ to +2 V; $-V_{REF} = +2 \text{ V}$ (internal); ENCODE = 40 MSPS; $A_{IN} = 0 \text{ V}$ to +2 V; $-V_{REF} = +2 \text{ V}$ (internal); ENCODE = 40 MSPS; $A_{IN} = 0 \text{ V}$ to +2 V; $-V_{REF} = +2 \text{ V}$ (internal); ENCODE = 40 MSPS; $A_{IN} = 0 \text{ V}$ to +2 V; $-V_{REF} = +2 \text{ V}$ (internal); ENCODE = 40 MSPS; $A_{IN} = 0 \text{ V}$ to +2 V; $-V_{REF} = +2 \text{ V}$ (internal); ENCODE = 40 MSPS; $A_{IN} = 0 \text{ V}$ to +2 V; $-V_{REF} = +2 \text{ V}$ (internal); ENCODE = 40 MSPS; $A_{IN} = 0 \text{ V}$ to +2 V; $-V_{REF} = +2 \text{ V}$ (internal); ENCODE = 40 MSPS; $A_{IN} = 0 \text{ V}$ to +2 V; $-V_{REF} = +2 \text{ V}$ (internal); ENCODE = 40 MSPS; $A_{IN} = 0 \text{ V}$ to +2 V; $-V_{REF} = +2 \text{ V}$ (internal); ENCODE = 40 MSPS; $A_{IN} = 0 \text{ V}$ to +2 V; $-V_{REF} = +2 \text$

Parameter (Conditions)	Temp	Test Level	Al Min	0 9058JD Typ	/JJ Max	AD Min	9058KE Typ)/KJ Max	Units
RESOLUTION			8			8			Bits
DC ACCURACY Differential Nonlinearity	+25°C Full	I VI		0.25	0.65 0.8		0.25	0.5 0.7	L SB L SB
Integral N onlinearity	+25°C Full	I VI		0.5	1.3 1.4		0.5	1.0 1.25	LSB LSB
N o M issing C odes	Full	VI	GU/	ARANT		GL	JARAN		
ANALOG INPUT Input Bias Current Input Resistance	+25°C Full +25°C	I VI I	12	75 28	170 340	12	75 28	170 340	μΑ μΑ kΩ
Input Capacitance Analog Bandwidth	+25°C +25°C	IV V	12	10 175	15	12	10 175	15	pF M H z
REFERENCE INPUT Reference Ladder Resistance	+25°C Full	I VI	120 80	170	220 270	120 80	170	220 270	Ω
Ladder Tempco Reference Ladder Offset (Top) Reference Ladder Offset (Bottom) Offset Drift Coefficient	Full +25°C Full +25°C Full Full	V I VI I VI		0.45 8 8 50	16 24 23 33		0.45 8 8 50	16 24 23 33	Ω/°C mV mV mV mV μV/°C
NTERNAL VOLTAGE REFERENCE Reference Voltage Temperature Coefficient Power Supply	+25°C Full Full	I VI V	1.95 1.90	2.0 150	2.20 2.25	1.95 1.90	2.0 150	2.20 2.25	V V μV/°C
Rejection Ratio (PSRR)	+25°C	1		10	25		10	25	mV/V
SWITCHING PERFORMANCE M aximum Conversion Rate ⁴ Aperture D elay (t _A) Aperture D elay M atching Aperture Uncertainty (Jitter) Output D elay (Valid) (t _V) ⁴ Output D elay (t _V) T empco Propagation D elay (t _{PD}) T empco Output T ime Skew	+25°C +25°C +25°C +25°C +25°C Full +25°C Full +25°C	 IV IV V I V V	0.1	50 0.8 0.2 10 8 16 12 -16 1	1.5 0 5	50 0.1 5	60 0.8 0.2 10 8 16 12 -16 1	1.5 0.5	M SPS ns ns ps, rms ns ps/°C ns ps/°C ns
ENCODE INPUT Logic "1" Voltage Logic "0" Voltage Logic "1" Current Logic "0" Current Input Capacitance Pulse Width (High) Pulse Width (Low)	F ull F ull F ull F ull +25°C +25°C +25°C	VI VI VI VI I	2	5 8 8	0.8 600 1000	2 8 8	5	0.8 600 1000	V V μΑ μΑ pF ns

-2- REV. A

30.20		Test	AD 9058J D/JJ			AD 9058KD/KJ			
Parameter (Conditions)	Temp	Level	Min	Тур	Max	Min	Тур	Max	Units
DYNAMIC PERFORMANCE									
Transient Response	+25°C	V		2			2		ns
Overvoltage Recovery Time	+25°C	V		2 2			2 2		ns
Effective Number of Bits (ENOB) ⁵									
Analog Input @ 2.3 M H z	+25°C	1		7.7		7.2	7.7		Bits
@ 10.3 M H z	+25°C	1		7.4		7.1	7.4		Bits
Signal-to-Noise Ratio ⁵									
Analog Input @ 2.3 M H z	+25°C	1		48		45	48		dB
@ 10.3 M H z	+25°C	1		46		44	46		dB
Signal-to-Noise Ratio ⁵ (Without Harmonics)									
Analog Input @ 2.3 M H z	+25°C	1		48		46	48		dB
@ 10.3 M H z	+25°C	1		47		45	47		dB
2nd Harmonic Distortion									
Analog Input @ 2.3 M H z	+25°C	1		58		48	58		dBc
@ 10.3 M H z				58		48	58		dBc
3rd Harmonic Distortion									
Analog Input @ 2.3 M H z	+25°C	1		58		50	58		dBc
@ 10.3 M H z	+25°C	1		58		50	58		dBc
C rosstalk R ejection ⁶	+25°C	IV		60		48	60		dBc
DIGITAL OUTPUTS									
Logic "1" Voltage (I _{OH} = 2 mA)	Full	VI	2.4			2.4			V
Logic "0" Voltage ($I_{OL} = 2 \text{ mA}$)	Full	VI			0.4			0.4	V
POWER SUPPLY ⁷									
+V _s Supply Current	Full	VI		127	154		127	154	mA
-V _s Supply Current	Full	VI		27	38		27	38	mA
Power Dissipation	Full	VI		770	960		770	960	mW

EXPLANATION OF TEST LEVELS Test Level

- I 100% production tested.
- II $\,$ $\,$ 100% production tested at +25°C , and sample tested at specified temperatures.
- III Sample tested only.
- IV Parameter is guaranteed by design and characterization
- V Parameter is a typical value only.
- VI All devices are 100% production tested at +25°C. 100% production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.

ORDERING GUIDE

Model	Temperature Range	Description	Package Option ¹
A D 9058JJ	0°C to +70°C	44-Pin J-L eaded C eramic ²	J-44
AD 9058K J	0°C to +70°C	44-Pin J-L eaded	J-44
AD 9058T J/883 ³	-55°C to +125°C	C eramic, AC T ested 44-Pin J-L eaded C eramic, AC T ested	J-44
AD 9058ID	0°C to +70°C	48-Pin Ceramic DIP	D-48
AD 9058K D	0°C to +70°C	48-Pin Ceramic DIP,	D-48
		AC Tested	
AD 9058T D /883 ³	-55°C to +125°C	48-Pin Ceramic DIP,	D-48
		AC Tested	
AD 9058/PCB	0°C to +70°C	AD 9058 Evaluation	
		Board (J-L ead)	

NOTES

REV. A -3-

Absolute maximum ratings are limiting values to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability is

not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability.

For applications in which +V_S may be applied before -V_S, or +V_S current is not limited to 500 mA, a reverse biased clamping diode should be inserted between ground and -V₅ to prevent destructive latch up. See section entitled "U sing the AD 9058."

 $^{^{3}}$ T ypical thermal impedances: 44-pin hermetic J-L eaded ceramic package: $\theta_{JA} = 86.4^{\circ}$ C/W; $\theta_{JC} = 24.9^{\circ}$ C/W; 48-pin hermetic DIP $\theta_{JA} = 40^{\circ}$ C/W; $\theta_{JC} = 12^{\circ}$ C/W.

 $^{^4}$ To achieve guaranteed conversion rate, connect each data output to ground through a 2 k Ω pull-down resistor.

SNR performance limits for the 48-pin DIP "D" package are 1 dB less than shown. ENOB limits are degraded by 0.3 dB. SNR and ENOB measured with analog


¹D = H ermetic C eramic D I P Package; J = L eaded C eramic Package.


²H ermetically sealed ceramic package; footprint equivalent to PLCC.

³For specifications, refer to Analog D evices Military Products D atabook.

PIN DESCRIPTIONS

J-Lead Pin Number				Ceramic DIP Pin Number		
ADC-A	ADC-B	Name	Function	ADC-A	ADC-B	
3	43	+V _{REF}	T op of internal voltage reference ladder.	14	11	
4	42	GROUND	Analog ground return.	15	10	
5	41	+V _S	Positive 5 V analog supply voltage.	16	9	
6	40	AIÑ	Analog input voltage.	17	8	
7	39	-V _S	N egative 5 V supply voltage.	19	6	
8	38	-V _{REF}	Bottom of internal voltage reference ladder.	20	5	
9	37	+V _S	Positive 5 V digital supply voltage.	22	3	
10	36	ENCODE	TTL compatible convert command.	23	2	
11	35	D7 (MSB)	M ost significant bit of TTL digital output.	25	48	
12-17	34-29	D6-D1	TTL compatible digital output bits.	26-31	47-42	
18	28	D0 (LSB)	Least significant bit of TTL digital output.	32	41	
19	27	GROUND	Digital ground return.	21, 24, 33	1, 4, 40	
20	26	-V _S	N egative 5 V supply voltage.	34	39	
21	25	GROUND	Analog ground return.	35	38	
22	24	+V _S	Positive 5 V analog supply voltage.	36	37	
COMMON			COMMON	PINS		
1		COMP	Connection for external ($0.1\mu F$) compensation capacitor.	12		
2		+V _{INT}	Internal +2 V reference, can drive +V _{REF} for both ADCs.	13		








AD9058J D/KD Pinouts

AD9058J J /KJ Pinouts

AD9030J J /NJ FIIIOUE *Vs P







AD9058 Equivalent Digital Outputs

AD9058 Equivalent Encode Circuit

AD9058 Burn-In Connections

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 9058 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



THEORY OF OPERATION

The AD 9058 contains two separate 8-bit analog-to-digital converters (ADCs) on a single silicon die. The two devices can be operated independently with separate analog inputs, voltage references and clocks.

In a traditional flash converter, 256 input comparators are required to make the parallel conversion for 8-bit resolution. This is in marked contrast to the scheme used in the AD 9058, as shown in Figure 1.

Unlike traditional "flash," or parallel, converters, each of the two ADCs in the AD 9058 utilizes a patented interpolating architecture to reduce circuit complexity, die size and input capacitance. These advantages accrue because, compared to a conventional flash design, only half the normal number of input comparator cells is required to accomplish the conversion.

In this unit, each of the two independent ADCs uses only 128 (2^7) comparators to make the conversion. The conversion for the seven most significant bits (MSBs) is performed by the 128 comparators. The value of the least significant bit (LSB) is determined by interpolation between adjacent comparators in the decoding register. A proprietary decoding scheme processes the comparator outputs and provides an 8-bit code to the output register of each ADC; the scheme also minimizes error codes.

Analog input range is established by the voltages applied at the voltage reference inputs (+V_{REF} and -V_{REF}). The AD 9058 can operate from 0 V to +2 V using the internal voltage reference, or anywhere between -1 V and +2 V using external references. Input range is limited to 2 V p-p when using external references. The internal resistor ladder divides the applied voltage reference into 128 steps, with each step representing two 8-bit quantization levels.




Figure 1. AD9058 Comparator Block Diagram

The onboard voltage reference, $+V_{INT}$, is a bandgap reference which has sufficient drive capability for both reference ladders. It provides a +2 V reference that can drive both ADCs in the AD 9058 for unipolar positive operation (0 V to +2 V).

USING THE AD9058

Refer to Figure 2. Using the internal voltage reference connected to both ADCs as shown reduces the number of external components required to create a complete data acquisition system. The input ranges of the ADCs are positive unipolar in this configuration, ranging from 0 V to \pm 2 V. Bipolar input signals are buffered, amplified and offset into the proper input range of the ADC using a good low distortion amplifier such as the AD9617 or AD9618.




Figure 2. AD9058 Using Internal +2 V Voltage Reference




Figure 3. AD9058 Using External Voltage References

The AD 9058 offers considerable flexibility in selecting the analog input ranges of the ADCs; the two independent ADCs can even have different input ranges if required. In Figure 3 above, the AD 9058 is shown configured for ± 1 V operation.

The Reference Ladder Offset shown in the specifications table refers to the error between the voltage applied to the $+V_{REF}$ (top) or $-V_{REF}$ (bottom) of the reference ladder and the voltage required at the analog input to achieve a 1111 1111 or 0000 0000 transition. This indicates the amount of adjustment range which must be designed into the reference circuit for the AD 9058.

The diode shown between ground and $-V_S$ is normally reverse biased and is used to prevent latch-up. Its use is recommended for applications in which power supply sequencing might allow $+V_S$ to be applied before $-V_S$; or the $+V_S$ supply is not current limited. If the negative supply is allowed to float (the +5 V supply is powered up before the -5 V supply), substantial +5 V supply current will attempt to flow through the substrate (V_S supply contact) to ground. If this current is not limited to <500 mA, the part may be destroyed. The diode prevents this potentially destructive condition from occurring.

Timing

Refer to the AD 9058 Timing Diagram. The AD 9058 provides latched data outputs with no pipeline delay. To conserve power, the data outputs have relatively slow rise and fall times. When designing system timing, it is important to observe (1) set-up and hold times; and (2) the intervals when data is changing.

Figure 3 shows 2 k Ω pull-down resistors on each of the D $_0$ –D $_7$ output data bits. When operating at conversion rates higher than 40 M SPS, these resistors help equalize rise and fall times and ease latching the output data into external latches. The 74ACT

logic family devices have short set-up and hold times and are the recommended choices for speeds of 40 M SPS or more.

Layout

T o insure optimum performance, a single low-impedance ground plane is recommended. Analog and digital grounds should be connected together and to the ground plane at the AD 9058 device. Analog and digital power supplies should be bypassed to ground through $0.1\,\mu\text{F}$ ceramic capacitors as close to the unit as possible.

An evaluation board (ADI part #AD 9058/PCB) is available to aid designers and provide a suggested layout. The use of sockets may limit the dynamic performance of the part and is not recommended except for prototype or evaluation purposes.

For prototyping or evaluation, surface mount sockets are available from M ethode (part #213-0320602) for evaluating AD 9058 surface mount packages. To evaluate the AD 9058 in through-hole PCB designs, use the AD 9058JD/KD with individual pin sockets (AMP part #6-330808-0). Alternatively, surface mount AD 9058 units can be mounted in a through-hole socket (Circuit Assembly Corporation, Irvine California part #CA-44SPC-T).

AD9058 APPLICATIONS

C ombining two ADCs in a single package is an attractive alternative in a variety of systems when cost, reliability and space are important considerations. D ifferent systems emphasize particular specifications, depending on how the part is used.

In high density digital radio communications, a pair of high speed ADCs are used to digitize the in-phase (I) and quadrature (Q) components of a modulated signal. The signal presented to each ADC in this type of system consists of message-dependent amplitudes varying at the symbol rate, which is equal to the sample rates of the converters.

-6- REV. A





Figure 4. AD9058 Timing Diagram

Figure 5 below shows what the analog input to the AD 9058 would look like when observed relative to the sample clock. Signal-to-noise ratio (SNR), transient response, and sample rate are all critical specifications in digitizing this "eye pattern."



Receiver sensitivity is limited by the SNR of the system. For the ADC, SNR is measured in the frequency domain and calculated with a Fast Fourier Transform (FFT). The signal-to-noise ratio equals the ratio of the fundamental component of the signal (rms amplitude) to the rms level of the noise. Noise is the sum of all other spectral components, including harmonic distortion, but excluding dc.

Although the signal being sampled does not have a significant slew rate at the instant it is encoded, dynamic performance of the ADC and the system is still critical. Transient response is the time required for the AD 9058 to achieve full accuracy when a step function input is applied. O vervoltage recovery time is the interval required for the AD 9058 to recover to full accuracy after an overdriven analog input signal is reduced to its input range.

Time domain performance of the ADC is also extremely important in digital oscilloscopes. When a track (sample)-and-hold is used ahead of the ADC, its operation becomes similar to that described above for receivers.

The dynamic response to high-frequency inputs can be described by the effective number of bits (ENOB). The effective number of bits is calculated with a sine wave curve fit and is expressed as:

 $E N O B = N - L O G_2 [Error (measured)/Error (ideal)]$ where N is the resolution (number of bits) and measured error is actual rms error calculated from the converter's outputs with a pure sine wave applied as the input.

M aximum conversion rate is defined as the encode (sample) rate at which SN R of the lowest frequency analog test signal drops no more than 3 dB below the guaranteed limit.




Figure 6. Harmonic Distortion vs. Analog Input Frequency





Figure 7. AD9058 Dynamic Performance vs. Analog Input Frequency

REV. A -7-

MECHANICAL INFORMATION

Die Dimensions
Pad Dimensions
M etalization
Backing None
Substrate Potential
Passivation Nitride
Die Attach Gold Eutectic (Ceramic)
Bond Wire1-1.3 mil, Gold; Gold Ball Bonding



OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

44-Pin J-Leaded Ceramic (J-44) Package

48-Pin Ceramic DIP (D-48) Package

